

Profiling your application with Intel® Vtune™ Amplifier and Intel® Advisor

Paulius Velesko

Tuning at Multiple Hardware Levels

Exploiting all features of modern processors requires good use of the available resources

- Core
 - Vectorization is critical with 512bit FMA vector units (32 DP ops/cycle)
 - Cache use needed to feed vector units
- Socket
 - Using all cores in a processor requires parallelization (MPI, OMP, ...)
 - Using coherent, shared socket caches
- Node
 - Minimize remote memory access (control memory affinity)
 - Minimize resource sharing (tune local memory access, disk IO and network traffic)



Intel® Compiler Reports

FREE* performance metrics

Compile with -qopt-report=5

- Which loops were vectorized
 - Vector Length
 - Estimated Gain
 - Alignment
 - Scatter/Gather

- Prefetching
- Issues preventing vectorization
- Inline reports
- Interprocedural optimizations
- Register Spills/Fills

```
LOOP BEGIN at ../src/timestep.F(4835,13)
   remark #15389: vectorization support: reference nbd (i) has unaligned access
                                                                                  [ ../src/timestep.F(4836,16) ]
   remark #15381: vectorization support: unaligned access used inside loop body
   remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override
   remark #15329: vectorization support: irregularly indexed store was emulated for the variable <coefd (nbd (i))>, part of index is read from memory
   remark #15305: vectorization support: vector length 2
   remark #15399: vectorization support: unroll factor set to 4
   remark #15309: vectorization support: normalized vectorization overhead 0.139
   remark #15450: unmasked unaligned unit stride loads: 1
   remark #15463: unmasked indexed (or scatter) stores: 1
   remark #15475: --- begin vector cost summary ---
   remark #15476: scalar cost: 4
   remark #15477: vector cost: 4.500
   remark #15478: estimated potential speedup: 0.880
   remark #15488: --- end vector cost summary ---
   remark #25439: unrolled with remainder by 2
LOOP END
```

Optimization Notice



Intel® Application Performance Snapshot

Bird's eye view

VTune™ Amplifier's Application Performance Snapshot

High-level overview of application performance

- Identify primary optimization areas
- Recommend next steps in analysis
- Extremely easy to use
- Informative, actionable data in clean HTML report
- Detailed reports available via command line
- Low overhead, high scalability



names and brands may be claimed as the property of others

Usage on Theta

Launch all profiling jobs from **/projects** rather than **/home**

Load the APS module:

```
$ module swap intel/18.0.0.128 intel/19.0.3.199
```

Launch your job in interactive or batch mode:

```
$ aprun -N <ppn> -n <totRanks> [affinity opts] aps ./exe
```

Produce text and html reports:




APS HTML Report

Application Performance Snapshot Application: heart_demo Report creation date: 2017-08-01 12:08:48 Number of ranks: 144 Your application is MPI bound. Ranks per node: 18 This may be caused by high busy wait time inside the library (imbalance), non-OpenMP threads per rank: 2 HW Platform: Intel(R) Xeon(R) Processor code named Broadwell-EP optimal communication schema or MPI library settings. Use MPI profiling tools Logical Core Count per node: 72 like Intel® Trace Analyzer and Collector to explore performance bottlenecks. 121.39s 53.74% ▶ <10% MPI Time Elapsed Time OpenMP Imbalance 0.43% <10% Memory Stalls 14.70% <20% FPU Utilization 0.30% ▶ >50% 50.98 0.68 0.00% <10% I/O Bound SP FLOPS (MAX 0.81, MIN 0.65) OpenMP Imbalance **MPI Time Memory Stalls FPU Utilization** 53.74% N of Elapsed Time 0.43% of Elapsed Time 14.70% of pipeline slots (0.52s)(65.23s) Cache Stalls SP FLOPs per Cycle 12.84% of cycles 0.08 Out of 32.00 MPI Imbalance 11.03% of Elapsed Time **Memory Footprint** DRAM Stalls Vector Capacity Usage (13.39s) Resident: 0.18% of cycles 25.84% TOP 5 MPI Functions % Per node: NUMA FP Instruction Mix Waitall 37.35 Peak: 786.96 MB 31.79% of remote accesses % of Packed FP Instr.: 3.54% Average: 687.49 MB 6.48 Isend % of 128-bit: 3.54% Per rank: Barrier 5.52 % of 256-bit: 0.00% Peak; 127.62 MB % of Scalar FP Instr.: 96.46% Irecv 3.70 Average: 38.19 MB Virtual: Scatterv 0.00 FP Arith/Mem Rd Instr. Ratio Per node: Peak: 9173.34 MB Average: 9064.92 MB FP Arith/Mem Wr Instr. Ratio I/O Bound (intel Per rank: 0.00% Peak: 566.52 MB (AVG 0.00, PEAK 0.00) Average: 503.61 MF

Optimization Notice



Tuning Workflow





Intel® Advisor

Vectorization and Static Analysis

https://www.alcf.anl.gov/user-guides/advisor-xc40

Intel® Advisor

Modern HPC processors explore different level of parallelism:

- within a core: vectorization (Theta: 8 DP elements, 16 SP elements)
- between the cores: multi-threading (Theta: 64 cores, 256 threads)

Adapting applications to take advantage of such high parallelism is quite demanding and requires code modernization

The Intel® Advisor is a software tool for vectorization and thread prototyping

The tool guides the software developer to resolve issues during the vectorization process



Typical Vectorization Optimization Workflow

There is no need to recompile or relink the application, but the use of -g is recommended.

- 1. Collect survey and tripcounts data (roofline)
 - Investigate application place within roofline model
 - Determine vectorization efficiency and opportunities for improvement
- 2. Collect memory access pattern data
 - Determine data structure optimization needs
- 3. Collect dependencies
 - Differentiate between real and assumed issues blocking vectorization

es and brands may be claimed as the property of others.

Cache-Aware Roofline


Next Steps

If under or near a memory roof...

- Try a MAP analysis.
 Make any appropriate cache optimizations.
- If cache optimization is impossible, try reworking the algorithm to have a higher AI.

If Under the Vector Add Peak

Check "Traits" in the Survey to see if FMAs are used. If not, try altering your code or compiler flags to **induce FMA usage.**



If just above the Scalar Add Peak

Check **vectorization efficiency** in the Survey.
Follow the recommendations to improve it if it's low.

If under the Scalar Add Peak...

Check the Survey Report to see if the loop vectorized. If not, try to **get it to vectorize** if possible. This may involve running Dependencies to see if it's safe to force it.

Optimization Notice



Using Intel® Advisor on Theta

Two options to setup collections: GUI (advixe-gui) or command line (advixe-cl).

I will focus on the command line since it is better suited for batch execution, but the GUI provides the same capabilities in a user-friendly interface.

I recommend taking a snapshot of the results and analyzing in a local machine (Linux, Windows, Mac) to avoid issues with lag.

advixe-cl --snapshot --cache-sources --cache-binaries ./advixe_res_dir

Some things to note:

- Use /projects rather than /home for profiling jobs
- Compile with **–g and –dynamic**
- Set your environment:

\$ module swap intel/18.0.0.128 intel/19.0.3.199




Use -h Option!

advixe-cl -h collect

```
    Survey the application to determine hotspots.
        advixe-cl --collect survey --project-dir ./advi --search-dir src:r=./src
        -- ./bin/myApplication
    Collect memory access patterns data with specified loops for analysis.
        advixe-cl --collect map --mark-up-list=5,10,12 --project-dir ./advi
        --search-dir src:r=./src -- ./bin/myApplication
    Collect survey data on 4 nodes of MPI cluster into the shared ./advi project directory.
        mpirun -n 4 advixe-cl --project-dir ./advi --collect survey
        -- <PATH>/mpi-sample/l_mpi_sample_serial
    Collect dependencies data for all loops that are both innermost and hold above 2% of the total CPU time.
        advixe-cl --collect dependencies --project-dir ./advi --loops="loop-height=0,total-time>2"
        -- ./bin/myApplication
```




Using Intel® Advisor on Theta



advixe.qsub Script

- Copy and customize the script from /soft/perftools/intel/advisor/advixe.qsub
- All-in-one script for profiling
 - Job size ranks, threads, hyperthreads, affinity
 - Attach to a single, multiple or all ranks
 - Binary as arg#1, input as arg#2
 - qsub advixe.qsub ./your_exe ./inputs/inp
 - Binary and source search directory locations
 - Timestamp + binary name + input name as result directory
 - Save cobalt job files to result directory







Advisor Collections

Every advisor study depends on results collected from "survey"

If you try to run tripcounts/map/dependencies without having completed survey the collection *will fail*

- Either
 - Collect survey and any additional analyses in one qsub submission
 - Collect survey, replace \${RESDIR} with generated directory name, qsub additional analyses
 - Write your own script



mes and brands may be claimed as the property of others

Nbody demonstration

The naïve code that could

https://github.com/pvelesko/nbody-demo

Nbody gravity simulation

https://github.com/fbaru-dev/nbody-demo (Dr. Fabio Baruffa)

git clone https://github.com/pvelesko/nbody-demo.git ./; cd ./nbody-demo/ver2; make

```
struct Particle
{
  public:
    Particle() { init();}
    void init()
    {
       pos[0] = 0.; pos[1] = 0.; pos[2] = 0.;
       vel[0] = 0.; vel[1] = 0.; vel[2] = 0.;
       acc[0] = 0.; acc[1] = 0.; acc[2] = 0.;
       mass = 0.;
    }
    real_type pos[3];
    real_type vel[3];
    real_type acc[3];
    real_type mass;
};
```

Optimization Notice



Collect Roofline Data

Starting with version 2 of the code we collect both survey and tripcounts data:

```
cp /soft/perftools/intel/advisor/advixe.qsub ./
<modify advixe.qsub as needed>
qsub ./advixe.qsub ./nbody.x
```

And generate a portable snapshot to analyze anywhere:

```
advixe-cl --snapshot --project-dir ./adv_res --pack --cache-sources \
--cache-binaries --search-dir src:=./ --search-dir bin:=./ -- nbody_naive
```


If finalization is too slow on compute add -no-auto-finalize to collection line.

You will have to finalize manually:

```
advixe-cl -report survey --refinalize-survey --project_dir ./result_dir
```



Summary Report




GUI left panel provides access to further tests

Summary provides overall performance characteristics

- Lists instruction set(s) used
- Top time consuming loops are listed individually
- Loops are annotated as vectorized and nonvectorized
- Vectorization efficiency is based on used ISA, in this case Intel[®] Advanced Vector Extensions 512 (AVX512)

Survey Report (Source)




Inline information regarding loop characteristics

- ISA used
- Types processed
- Compiler transformations applied
- Vector length used
- ...


Survey Report (Code Analytics)

Detailed loop information

- Instruction mix
- ISA used, including subgroups
- Loop traits
 - FMA
 - Square root
 - Gathers / Blends point to memory issues and vector inefficiencies



CARM Analysis



Using single threaded roof


Code vectorized, but performance on par with scalar add peak?

- Irregular memory access patterns force gather operations.
- Overhead of setting up vector operations reduces efficiency.

Next step is clear: perform a Memory Access Pattern analysis

Memory Access Pattern Analysis (Refinement)

Modify advixe.qsub to collect "survey" followed by "map" aprun -n <...> ./profile1.sh "advixe-cl -c map <...>



Storage of particles is in an Array Of Structures (AOS) style

This leads to regular, but non-unit strides in memory access

- **33%** unit
- 33% uniform, non-unit
- 33% non-uniform

Re-structuring the code into a Structure Of Arrays (SOA) may lead to unit stride access and more effective vectorization

Optimization Notice





Vectorization: gather/scatter operation

The compiler might generate gather/scatter instructions for loops automatically vectorized where memory locations are not contiguous

```
struct Particle
{
  public:
    ...
    real_type pos[3];
    real_type vel[3];
    real_type acc[3];
    real_type mass;
};
```

```
struct ParticleSoA
{
  public:
    ...
    real_type *pos_x,*pos_y,*pos_z;
    real_type *vel_x,*vel_y,*vel_z;
    real_type *acc_x,*acc_y;*acc_z
    real_type *mass;
};
```





Ontimization Notice




Performance After Data Structure Change

In this new version (version 3 in GitHub sample) we introduce the following change:

 Change particle data structures from AOS to SOA

Note changes in report:


- Performance is lower
- Main loop is no longer vectorized
- Assumed vector dependence prevents automatic vectorization



Next step is clear: perform a Dependencies analysis

Dependencies Analysis (Refinement)

Modify advixe.qsub to collect "survey" followed by "dependencies" aprun -n <...> ./profile1.sh "advixe-cl -c dependencies <...> qsub advixe.qsub ./ver3/nbody.x



Dependencies analysis has high overhead:

Run on reduced workload

Advisor Findings:

- RAW dependency
- Multiple reduction-type dependencies

Optimization Notice



Recommendations

Memory Access Patterns Report □ Dependencies Report □ Recommendations

All Advisor-detectable issues: C++ | Fortran

Recommendation: Resolve dependency

The Dependencies analysis shows there is a real (proven) dependency in the loop. To fix: Do one of the following:

 If there is an anti-dependency, enable vectorization using the directive #pragma omp simd safelen(length), where length is smaller than the distance between dependent iterations in anti-dependency. For example:

```
#pragma omp simd safelen(4)
for (i = 0; i < n - 4; i += 4)
{
    a[i + 4] = a[i] * c;
}</pre>
```

ISSUE: PROVEN (REAL) DEPENDENCY PRESENT

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.




Resolve dependency

• If there is a reduction pattern dependency in the loop, enable vectorization using the directive #pragma omp simd reduction(operator:list). For example:

```
#pragma omp simd reduction(+:sumx)
for (k = 0; k < size2; k++)
{
    sumx += x[k]*b[k];
}</pre>
```

(intel)

Performance After Resolved Dependencies



New memory access pattern plus vectorization produces much improved performance! What's next?



Advisor Roofline – How much further can we go?

🖱 🦘 Cores: 1 🗸

10

0.1

Physical Cores: 64 @ App Threads: 1 @

-18.91 GFLOPS (1.1×

Why only 40%?

Vectorization Efficiency

Poor Cache Utilization

Current % of Peak = $\frac{18}{44}$ = 40%

Long Latency/Complex Operations

```
Performance Metrics Summary +
      __assume_aligned(particles->pos_x, alignment);
      __assume_aligned(particles->pos_y, alignment);
      __assume_aligned(particles->pos_z, alignment);
__assume_aligned(particles->acc_x, alignment);
        _assume_aligned(particles->acc_y, alignment);
        _assume_aligned(particles->acc_z, alignment);
        assume aligned(particles->mass, alignment);
      real_type ax_i = particles->acc_x[i];
real_type ay_i = particles->acc_y[i];
      real_type az_i = particles->acc_z[i];
#pragma omp simd simdlen(16) reduction(+:ax_i, ay_i, az_i)
      for (j = 0; j < n; j++)
      real_type dx, dy, dz;
real_type distanceSqr = 0.0f;
      real_type distanceInv = 0.0f;
      dx = particles->pos_x[j] - particles->pos_x[i];
dy = particles->pos_y[j] - particles->pos_y[i];
dz = particles->pos_z[j] - particles->pos_z[i];
                            distanceSqr =
      distanceInv =
                         * * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
      particles->acc x[i] = ax i;
      particles->acc_y[i] = ay_i;
particles->acc_z[i] = az_i;
```

$$FMA\ Ratio = \frac{3}{29} = 10\%$$

Peak = SP Vector ADD * (1+ FMA Ratio)

Peak = 40 * (1 + 0.1) = 44 GFLOPS

Optimization Notice

loop in GSimulation::start at GSimulation.cpp:156]


erformance: 17.67 GFLOP

Self Time: **2.580** s Self Elapsed Time: **2.580** s Total Time: **2.580** s Self GB/s: **25.4231**


1 Arithmetic Intensity: 0.69 FLOP/Byte

FLOP/Byte (Arithmetic Intensity)

Vectorization Efficiency?



Complex Operations?



Optimization Notice

(intel)

Poor Cache Utilization?



Intel® VTUNE™ Amplifier

Core-level hardware metrics

https://www.alcf.anl.gov/user-guides/vtune-xc40

Intel® VTune™ Amplifier

VTune Amplifier is a full system profiler

- Accurate
- Low overhead
- Comprehensive (microarchitecture, memory, IO, treading, ...)
- Highly customizable interface
- Direct access to source code and assembly

Analyzing code access to shared resources is critical to achieve good performance on multicore and manycore systems

VTune Amplifier takes over where Intel® Advisor left

mes and brands may be claimed as the property of others.

Predefined Collections

Many available analysis types:

uarch-exploration General microarchitecture exploration

hpc-performance HPC Performance Characterization

memory-accessMemory Access

disk-ioDisk Input and Output

concurrencygpu-hotspotsGPU Hotspots

gpu-profiling GPU In-kernel Profiling

hotspotsBasic Hotspots

locksandwaits Locks and Waits

memory-consumption Memory Consumption

system-overview System Overview

• ...

Python Support

The HPC Performance Characterization Analysis

Threading: CPU Utilization


- Serial vs. Parallel time
- Top OpenMP regions by potential gain
- Tip: Use hotspot OpenMP region analysis for more detail

Memory Access Efficiency

- Stalls by memory hierarchy
- Bandwidth utilization
- Tip: Use Memory Access analysis

Vectorization: FPU Utilization

- FLOPS † estimates from sampling
- Tip: Use Intel Advisor for precise metrics and vectorization optimization



[†] For 3rd, 5th, 6th Generation Intel® Core™ processors and second generation Intel® Xeon Phi™ processor code named Knights Landing.



uArch Exploration

Core Issues


- Branch Misprediction
- CPI Rate

Back-End Bound Issues

- Instruction Cache
- Data Cache
- Split Loads
- TLB Overheads

Vectorization: FPU Utilization

- SIMD Arithmetic Intensity
- Tip: Use Intel Advisor for precise metrics and vectorization optimization



[†] For 3rd, 5th, 6th Generation Intel® Core™ processors and second generation Intel® Xeon Phi™ processor code named Knights Landing.



Memory Access Analysis

Tune data structures for performance


- Attribute cache misses to data structures (not just the code causing the miss)
- Support for custom memory allocators

Optimize NUMA latency & scalability

- True & false sharing optimization
- Auto detect max system bandwidth
- Easier tuning of inter-socket bandwidth

Easier install, Latest processors

- No special drivers required on Linux*
- Intel® Xeon Phi™ processor MCDRAM (high bandwidth memory) analysis







Using Intel® VTune™ Amplifier on Theta

Two options to setup collections: GUI (amplxe-gui) or command line (amplxe-cl).


I will focus on the command line since it is better suited for batch execution, but the GUI provides the same capabilities in a user-friendly interface.

Some things of note:

- Use /projects rather than /home for profiling jobs
- Compile with –g and –dynamic
- Set your environment:


\$ module swap intel/18.0.0.128 intel/19.0.3.199





amplxe.qsub Script


- Copy and customize the script from /soft/perftools/intel/vtune/amplxe.qsub
- All-in-one script for profiling
 - Job size ranks, threads, hyperthreads, affinity
 - Attach to a single, multiple or all ranks
 - Binary as arg#1, input as arg#2
 - qsub amplxe.qsub ./your_exe ./inputs/inp
 - Binary and source search directory locations
 - Timestamp + binary name + input name as result directory
 - Save cobalt job files to result directory








Hotspots analysis for nbody demo (ver7: threaded)






Lots of spin time indicate issues with load balance and synchronization

Given the short OpenMP region duration it is likely we do not have sufficient work per thread

Let's look a the timeline for each thread to understand things better...

Bottom-up Hotspots view





There is not enough work per thread in this particular example.


Double click on line to access source and assembly.


Notice the filtering options at the bottom, which allow customization of this view.


Next steps would include additional analysis to continue the optimization process.

















Python


Profiling Python is straightforward in VTune™ Amplifier, as long as one does the following:

- The "application" should be the full path to the python interpreter used
- The python code should be passed as "arguments" to the "application"

In Theta this would look like this:



Simple Python Example on Theta




Naïve implementation of the calculation of a covariance matrix

Summary shows:

- Single thread execution
- Top function is "naive"

Click on top function to go to Bottom-up view

Bottom-up View and Source Code



Note that for mixed Python/C code a Top-Down view can often be helpful to drill down into the C kernels

When do I use Vtune vs Advisor?

Vtune

- What's my cache hit ratio?
- Which loop/function is consuming most time overall? (bottom-up)
- Am I stalling often? IPC?
- Am I keeping all the threads busy?
- Am I hitting remote NUMA?
- When do I maximize my BW?

Advisor

- Which vector ISA am I using?
- How is time spent starting from entering my binary? (top-down)
- What is my vectorization efficiency?
- Can I safely force vectorization?
- Inlining? Data type conversions?
- Roofline



Remember

Compile with -g and -dynamic

Profile 1 rank - amplxe.qsub/advixe.qsub

Advisor for big picture

Vtune for details



Resources

Product Pages

- https://software.intel.com/sites/products/snapshots/application-snapshot
- https://software.intel.com/en-us/advisor
- https://software.intel.com/en-us/intel-vtune-amplifier-xe

Detailed Articles

- https://software.intel.com/en-us/articles/intel-advisor-on-cray-systems
- https://software.intel.com/en-us/articles/using-intel-advisor-and-vtune-amplifier-with-mpi
- https://software.intel.com/en-us/articles/profiling-python-with-intel-vtune-amplifier-a-covariancedemonstration



Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804





EMON Collection

General Exploration analysis may be performed using EMON

- Reduced size of collected data
- Overall program data, no link to actual source (only summary)
- Useful for initial analysis of production and large scale runs
- Currently available as experimental feature

```
export AMPLXE_EXPERIMENTAL=emon
aprun [...] amplxe-cl -c general-exploration -knob summary-mode=true[...]
```

names and brands may be claimed as the property of others